Skip to content
Register Sign in Wishlist
Look Inside Doping Engineering for Front-End Processing

Doping Engineering for Front-End Processing

Volume 1070

Part of MRS Proceedings

  • Reprinted: June 2014
  • Date Originally Published: October 2008
  • availability: Available
  • format: Paperback
  • isbn: 9781107408548

Paperback

Add to wishlist

Other available formats:
Hardback


Looking for an inspection copy?

This title is not currently available for inspection. However, if you are interested in the title for your course we can consider offering an inspection copy. To register your interest please contact [email protected] providing details of the course you are teaching.

Description
Product filter button
Description
Contents
Resources
Courses
About the Authors
  • Materials scientists, silicon technologists and TCAD researchers come together in this book to share experimental results and physical models, discuss achievements and challenges, and identify key issues for future research in this field. The volume focuses on many aspects related to doping of semiconductors (Si, SiGe and Ge) for device fabrication, and explores areas for single-gate as well as multi-gate devices with planar and vertical architectures. Surface properties, coverage, bonding saturation and passivation, and annealing ambient are also discussed.

    Customer reviews

    Not yet reviewed

    Be the first to review

    Review was not posted due to profanity

    ×

    , create a review

    (If you're not , sign out)

    Please enter the right captcha value
    Please enter a star rating.
    Your review must be a minimum of 12 words.

    How do you rate this item?

    ×

    Product details

    • Reprinted: June 2014
    • Date Originally Published: October 2008
    • format: Paperback
    • isbn: 9781107408548
    • length: 336 pages
    • dimensions: 229 x 152 x 18 mm
    • weight: 0.45kg
    • availability: Available
  • Table of Contents

    Preface
    Part I. Ultra Shallow Junctions I
    Part II. Shallow Junction Contacting
    Part III. Poster Session
    Part IV. Ultra Shallow Junctions II
    Part V. Solid Phase Epitaxial Regrowth
    Part VI. Modeling and Simulation
    Author index
    Subject index.

  • Editors

    B. J. Pawlak, NXP Semiconductors, Belgium

    M. L. Pelaz, Universidad de Valladolid, Spain

    M. Law, University of Florida

    K. Surugo, Toshiba Corporation, Japan

Related Books

Sorry, this resource is locked

Please register or sign in to request access. If you are having problems accessing these resources please email [email protected]

Register Sign in
Please note that this file is password protected. You will be asked to input your password on the next screen.

» Proceed

You are now leaving the Cambridge University Press website. Your eBook purchase and download will be completed by our partner www.ebooks.com. Please see the permission section of the www.ebooks.com catalogue page for details of the print & copy limits on our eBooks.

Continue ×

Continue ×

Continue ×
warning icon

Turn stock notifications on?

You must be signed in to your Cambridge account to turn product stock notifications on or off.

Sign in Create a Cambridge account arrow icon
×

Find content that relates to you

Join us online

This site uses cookies to improve your experience. Read more Close

Are you sure you want to delete your account?

This cannot be undone.

Cancel

Thank you for your feedback which will help us improve our service.

If you requested a response, we will make sure to get back to you shortly.

×
Please fill in the required fields in your feedback submission.
×